[37] J.P. Van Tassel and D. Hemmendinger, 'Towards Formal Verification of VHDL Specifications', in proceedings: *Applied Formal Methods for Correct VLSI Design*, edited by L. Claesen, Elsevier Science Publishers (1990).

[38] J.P. Van Tassel, 'A Formalisation of the VHDL Simulation Cycle', University of Cambridge Computer Laboratory Technical Report 249, Cambridge, England (March 1992).

[39] W. Young, unpublished technical notes, Computational Logic, Inc., 1993.

[25] T.F. Melham, 'A Package for Inductive Relation Definitions in HOL', in proceedings: *1991 International Workshop on the HOL Theorem Proving System and its Applications*, IEEE Computer Society Press (1991).

[26] T.F. Melham, 'The HOL Sets Library', HOL System Documentation, University of Cambridge Computer Laboratory (1992).

[27] T.F. Melham, 'The HOL String Library', HOL System Documentation, University of Cambridge Computer Laboratory (1992).

[28] T.F. Melham, 'Automating Recursive Type Definitions in Higher-Order Logic', in proceedings: *Current Trends in Hardware Verification and Automated Deduction*, edited by G. Birtwistle and P.A. Subrahmanyam, Springer-Verlag (1988).

[29] T.F. Melham, 'Abstraction Mechanisms for Hardware Verification', University of Cambridge Computer Laboratory Technical Report 106, Cambridge, England (May 1987).

[30] F.G. Pagan, *Formal Specification of Programming Languages: A Panoramic Primer*, Prentice-Hall, Inc., (1981).

[31] D.L. Perry, *VHDL*, McGraw-Hill (1991).

[32] G. Plotkin, 'A Structural Approach to Operational Semantics', Technical Report DAIMI FN-19, Computer Science Dept., Århus University (September 1981).

[33] A. Salem and D. Borrione, 'Formal Reasoning About Signal Attributes in VHDL', in proceedings: *VHDL Forum for CAD in Europe*, Spring 1991 meeting.

[34] V. Stavridou, J.A. Goguen, A. Stevens, S.M. Eker, S.N. Aloneftis and K.M. Hobley, 'FUNNEL and 2OBJ: Towards an Integrated Hardware Design Environment', in proceedings: *IFIP TC10/WG10.2 International Conference on Theorem Provers in Circuit Designs: Theory, Practice and Experience*, edited by V. Stavridou, T. F. Melham and R. T. Boute, North-Holland, (1992).

[35] G. Umbreit, 'Providing a VHDL Interface for Proof Systems', in proceedings: *European Design Automation Conference* (1992).

[36] J.P. Van Tassel, *The Semantics of VHDL with VAL and HOL: Towards Practical Verification Tools*, MSc Thesis, Dept. of Computer Science and Engineering, Wright State University, Dayton, Ohio (1989).

[11] R. S. Boyer and J S. Moore, *A Computational Logic*, Academic Press (1979).

[12] R. S. Boyer and J S. Moore, *A Computational Logic Handbook*, Academic Press (1988)

[13] J. Camilleri, 'Symbolic Compilation and Execution of Programs by Proof: A Case Study in HOL', University of Cambridge Computer Laboratory Technical Report 240, Cambridge, England (December 1991).

[14] S. Carlson, *Introduction to HDL-Based Design Using VHDL*, Synopsys, Inc., 700 East Middlefield Road, Mountain View, CA 94043.

[15] D. Coelho, *The VHDL Handbook*, Kluwer Academic Publishers (1989).

[16] K. Davis, 'A Denotational Definition of the VHDL Simulation Kernel', in proceedings *IFIP WG 10.2 Twelfth International Symposium on Computer Hardware Description Languages and their Applications*, (to appear 1993).

[17] I.V. Filippenko, 'VHDL Verification in the State Delta Verification System (SDVS)', in proceedings: *1991 International Workshop on Formal Methods in VLSI Design*, edited by P.A. Subrahmanyam, Springer-Verlag (1991).

[18] M.J.C. Gordon, 'HOL: A Proof Generating System for Higher-Order Logic', University of Cambridge Computer Laboratory Technical Report 103 (1987), revised version in *VLSI Specification, Verification and Synthesis*, edited by G. Birtwistle and P.A. Subrahmanyam, Kluwer (1987).

[19] M.J.C. Gordon and T.F. Melham (editors), *Introduction to HOL: A Theorem-Proving Environment for Higher Order Logic*, Cambridge University Press (1993).

[20] M. Hennessy, *The Semantics of Programming Languages: An Elementary Introduction Using Structured Operational Semantics*, John Wiley and Sons (1990).

[21] Institute of Electrical and Electronics Engineers, *IEEE Standard VHDL Language Reference Manual*, IEEE Press, New York (1988).

[22] J.C. Laprie, B. Courtois, M.C. Gaudel and D. Powell, *Sûreté de Fonctionnement des Systèmes Informatiques*, BORDAS, Paris (1989).

[23] R. Lipsett, C. Shaefer and C. Ussery, *VHDL: Hardware Description and Design*, Kluwer Academic Publishers (1989).

[24] M.M. Mano, *Digital Design*, Prentice-Hall (1984).

BIBLIOGRAPHY

[1] The Aerospace Corp., *SDVS 11 User's Manual*, Engineering and Technology Group, 30 September 1992.

[2] R. Airiau, J-M Bergé, V. Olive and J. Rouillard, *VHDL: du Langage à la Modélisation*, Presses Polytechniques et Universitaires Romandes (1990).

[3] J. Armstrong, *Chip Level Modelling in VHDL*, Prentice Hall (1988).

[4] L.M. Augustin, D.C. Luckham, B.A. Gennart and A.C. Stanculescu, *Hardware Design and Simulation in VAL/VHDL*, Kluwer Academic Publishers (1991).

[5] L.M. Augustin, B.A. Gennart, Y. Huh, D.C. Luckham and A.C. Stanculescu, 'An Overview of VAL', Technical Report CSL-TR-88-367, Stanford University, Stanford, California (October 1988).

[6] H. Barringer, G. Gough and B. Monahan, 'Operational Semantics for Hardware Description Languages', in proceedings *1992 Wokshop for the ESPRIT BRA CHARME*, (also University of Manchester Department of Computer Science Technical Report UMCS-91-2-2 (February 1991)).

[7] M. Belhadj, R. McConnell and P. Le Guernic, 'A Synchronous Framework for VHDL Attributes', IRISA Internal Report (January 1993).

[8] R. Boulton, 'The HOL Arith Library', HOL System Documentation, University of Cambridge Computer Laboratory (1992).

[9] R. Boulton, A. Gordon, M. Gordon, J. Harrison, J. Herbert and J. Van Tassel, 'Experience with Embedding Hardware Description Languages in HOL', in proceedings: *IFIP TC10/WG10.2 International Conference on Theorem Provers in Circuit Designs: Theory, Practice and Experience*, edited by V. Stavridou, T. F. Melham and R. T. Boute, North-Holland (1992).

[10] R. Boulton, M. Gordon, J. Herbert and J. Van Tassel, 'The HOL Verification of ELLA Designs', in proceedings: *1991 International Workshop on Formal Methods in VLSI Design*, edited by P.A. Subrahmanyam (also University of Cambridge Technical Report 199, August 1990), Springer-Verlag (1991).