

Model-Based Design of Embedded Signal Processing Systems Using Simulink[®]







Altera SOPC World 2004


<Name of presenter here>

Agenda

- **Model-Based Design of Embedded Systems**
 - Challenges in DSP system design
- **Simulink and Blocksets**
 - Quick Simulink demo
 - Video surveillance demo
- **Hardware Implementations**
 - Implementation on DSPs and Altera FPGAs

The MathWorks at a Glance

-  **Headquarters:**
Natick, Massachusetts USA
-  **USA:**
California, Michigan,
Washington DC, Texas
-  **Europe:**
UK, France, Germany,
Switzerland, Italy,
Spain, Benelux
-  **Asia-Pacific:**
Korea
-  **Worldwide training
and consulting**
-  **Distributors in 25 countries**




Earth's topography on an equidistant cylindrical projection, created with the MATLAB Mapping Toolbox

Key Industries


Core

- Aerospace and Defense
- Automotive
- Communications, Electronics, Semiconductor, Computers and Office Equipment
- Education



Emerging

- Biotech, Pharmaceutical and Medical
- Financial Services
- Industrial Equipment and Machinery
- Instrumentation




Ongoing

- Chemical and Petroleum
- Earth and Ocean Sciences
- Utilities and Energy



The MathWorks Product Family





Challenges in Embedded System Design

- Handle Increasing complexity
- Design team integration
- Reduce Time-to-Market





Problems with Traditional Development

Requirements and Specifications




Text-based
- Prevents rapid iteration

Design



Physical prototypes
- Incomplete and expensive

Implementation



Manual coding
- introduces human error

Test and Verification



Traditional testing
- errors found too late in the process



Advantages of Model-Based Design

Requirements and Specifications

Design





Implementation

Test and Verification



Continuous verification

Model elaboration



Executable models

- unambiguous
- only "one truth"

Simulation

- reduces "real" prototypes
- systematic "what-if" analysis


Automatic code generation

- minimizes coding errors

Test with Design

- detects errors earlier

Model-Based Design with Simulink



Model-Based Design Allows You to Overcome Design Challenges:

- **Handle Design Complexity**
 - Reuse IP, Simulate at high speeds, collaborate with multiple design teams, utilize system-level design abstraction

- **Design team integration**
 - Analog/Mixed-Signal, digital hardware, DSP S/W, control S/W designed in one model
 - Co-design and partition HW and SW components

- **Reduce Time-to-Market**
 - Generate code automatically for HW and SW
 - Accelerate verification using executable specification

User stories: RealTek

RealTek Gains 50% of Market Share with a New Audio Chip Designed with MathWorks Tools



Challenge To unify different engineering disciplines on a single development platform

Solution Standardize on MathWorks tools to streamline the design process and enable analog and DSP designers to work together



Results

- 50% market share in first year of product release.
- High return on investment.
- Improved collaboration and reduced design time.

Products Used

- [MATLAB](#)
- [Simulink](#)
- [DSP Blockset](#)
- [Fixed-Point Blockset](#)
- [Optimization Toolbox](#)
- [Signal Processing Toolbox](#)





Simulink Tutorial: Model Construction



- Drag and drop
- Connect
- Digital
 - Fast frame-based simulation
- Analog
 - Variable-step numerical integration solvers
 - Zero-crossing detection

Signal Processing Blockset

- Streaming data
- Multi-rate systems
- Transforms, filters, estimators
- Enables frames in Simulink
- Fixed- and Floating-Point Support




Example 1 - Envelope Detection


```
>> dspwwwlib.mdl
```

```
>> dspwwwv
```


Example 2 - Video Surveillance Systems using the Video and Image Processing Blockset



Fixed-point video surveillance system based on Sum of Absolute Differences motion detection





Example 2: Video Surveillance System




Motion Estimation: Sum of Absolute Differences

Compare Threshold




Record frames & update count

Motion Estimation: Sum of Absolute Differences




Compare Threshold



Record frames & update count

Motion Detection with Thresholding



Embedding Signal Processing Applications on DSPs and FPGAs

Production Code Generation

- Based on Real-Time Workshop code generation engine
- Generated code is ANSI C – efficient, readable, editable
- Supports and utilizes Real-Time Workshop Embedded Coder
- Proven automatic code generation technology for critical applications

TOYOTA



DENSO



BAE SYSTEMS

Honeywell

LOCKHEED MARTIN 
We never forget who we're working for™

Production Code Generation

Successful in Automotive and Aerospace industries

“Visteon Powertrain has demonstrated that model-based software development can generate quality software in less time, and the automatic code ROM & RAM sizes are equal to or better than hand written code.”*

Table 1: Code Size comparison between a fixed-point hand code and auto code.

		Code Size
Hand Code		928
Auto Code	No overflow/underflow check	904
	Check OF/UF everywhere	1562
	Check only where necessary	934

*Based on Tasking Compiler for ST10

Table 2 ROM and RAM comparison between a floating-point hand code and auto code.

	Hand Code	Auto Code
ROM	6408	6192
RAM	132	112

* Multi-Target Modeling for Embedded Software Development for Automotive Applications
 Grantley Hodge, Jian Ye and Walt Stuart, Visteon Corporation
 2004 SAE World Congress, Detroit, MI. March 8-11, 2004

Embedded Target for TI C6000 DSP is...

... 1. a tool for **production code generation**

- Processor-specific, optimized
- Simulink blocks and optimized libraries (FIR, FFT, ...)

... 2. a means for **project automation**

- Processor-specific, automatic
- APIs for CCS IDE, Compiler/Linker


... 3. a platform for **rapid prototyping**

- Target-specific, integrated
- Simulink hardware blocks and device drivers (ADC, DAC, RTDX, daughter cards)

1. Production Code Generation

a) How good is the generated code for TI C6000?

- Code generation philosophy for C6000 DSPs:
 - Generates efficient, portable, readable, editable code
 - Supports code profiler to help identify code performance bottlenecks
 - code segments that provide highest return on optimization




Profile Report	
System name	vid_srv_c64
STS objects	stsSys3_Output, stsSys3_Update
Max time spent in this subsystem per interrupt	1.301e+004 μ s
Max percent of interrupt interval	20%
System name	vid_srv_c64/Video Frame Capture Motion Threshold
STS objects	stsSys2_Output, stsSys2_Update
Max time spent in this subsystem per interrupt	2879 μ s
Max percent of interrupt interval	4.3%

1. Production Code Generation

b) How can I further optimize the code?


- Provides alternate methods for code optimization
 - Manual optimization by user
 - Click on link in profile report to jump to relevant code section
 - Target-specific blocks
 - Engineering services



1. Production Code Generation

Target-Specific Blocks

- C-callable assembler libraries
 - Simulate bit-true in Simulink
 - Generate calls to hand-optimized assembler libraries
 - Highly optimized implementation of core functionality
 - C62x and C64x fixed-point DSPs




1. Production Code Generation

- Recap of code generation with Embedded Target for TI C6000
 - Quickly create a complete, working code base
 - Utilize code profiler to help identify any performance bottlenecks in generated code
 - Choose from several approaches for code optimization

...optimize only when and where necessary...


2. Project Automation

- Create and populate CCS project
- Automate compile/link/download



```
[MW_c6xxx_csl.c] "c:\ticcs\c6000\cgtools\bin\cl6x" -g -o2 -i"D:/Applications/MATLAB7/simulink/include" -i"D:
[rt_nonfinite.c] "c:\ticcs\c6000\cgtools\bin\cl6x" -g -o2 -i"D:/Applications/MATLAB7/simulink/include" -i"D:
[rt_sim.c] "c:\ticcs\c6000\cgtools\bin\cl6x" -g -o2 -i"D:/Applications/MATLAB7/simulink/include" -i"D:/Appli
[c6416dsksurveil_hsrtdxcfg.s62] "c:\ticcs\c6000\cgtools\bin\cl6x" -g -o2 -i"D:/Applications/MATLAB7/simulink
[c6416dsksurveil_hsrtdxcfg.c.c] "c:\ticcs\c6000\cgtools\bin\cl6x" -g -o2 -i"D:/Applications/MATLAB7/simulink
[Linking...] "c:\ticcs\c6000\cgtools\bin\cl6x" -@"Custom_MW.lkf" I
```

```
Build Complete,
  0 Errors, 0 Warnings, 0 Remarks.
```



2. Project Automation

- Utilize CCS to:
 - debug, test, and verify code
 - add and customize code

The screenshot shows the Code Composer Studio (CCS) interface. The main window displays a C program with the following code:

```

/* local block i/o variables */
int32_T rtb_MatrixSum1;
int32_T rtb_MatrixConcatenation[2];
int32_T rtb_MatrixSum[160];
int32_T rtb_IntegerDelay;
boolean_T rtb_Switch[4];
boolean_T rtb_LogicalOperator;

STS_set(&stsSys3_Output, CLK_gettime());

/* S-Function Block: <Root>/From RTDX (rtdx_src) */
if (!RTDX_channelBusy(&videoFrames)) {
    RTDX_readNB(&videoFrames, (void*) c6416dsksurveil_hsrtdx_B.FromRTDX,
                19200*sizeof(uint8_T));
}

/* S-Function Block: <Root>/From RTDX1 (rtdx_src) */
if (!RTDX_channelBusy(&motionThreshold)) {
    RTDX_readNB(&motionThreshold, (void*) &c6416dsksurveil_hsrtdx_B.FromRT
                1*sizeof(int32_T));
}
    
```

A red circle highlights a breakpoint set on the line `RTDX_readNB(&videoFrames, (void*) c6416dsksurveil_hsrtdx_B.FromRTDX, 19200*sizeof(uint8_T));`. A yellow box labeled "Breakpoints" has an arrow pointing to this circle. Another yellow box labeled "Watch Window" has an arrow pointing to the Watch Window at the bottom of the interface.

The Watch Window displays the following data:

Name	Value	Type	Radix
RTDX_readNB	0x80072D40	void *	hex
(*RTDX_readNB)		none	hex


3. Rapid Prototyping – Scenarios

<i>Use Supported DSK/EVM[#]</i>	<i>Use Custom Board + Emulator</i>	<i>Use TI DSP Simulator</i>
<ol style="list-style-type: none"> 1. PC + DSK/EVM 2. Emulator <u>Optional</u> 3. Connect through USB, Parallel, PCI, or JTAG ports 	<ol style="list-style-type: none"> 1. PC + Custom Board + Emulator 2. Connect through JTAG port 	<ol style="list-style-type: none"> 1. PC 2. <u>Simulator: Very Slow</u>
<ol style="list-style-type: none"> 1. Generate code 2. H-I-L prototyping* 3. RTDX 4. Access hw devices – ADC, DAC, daughter cards, etc. 	<ol style="list-style-type: none"> 1. Generate code 2. H-I-L prototyping* 3. RTDX 	<ol style="list-style-type: none"> 1. Generate code 2. S-I-L prototyping*
<ul style="list-style-type: none"> • Test and verify in CCS • Test and verify using MATLAB and Link for CCS 	<ul style="list-style-type: none"> • Test and verify in CCS • Test and verify using MATLAB and Link for CCS 	<ul style="list-style-type: none"> • Test and verify in CCS • Test and verify using MATLAB and Link for CCS

[#] Supports 6701 EVM, 6711, 6713, and 6416 DSKs. In v.2.1, DM642 EVM will also be supported.

* From MATLAB


Steps to Target the TI C6416 DSK



>> c6416dsksurveil_hsrt dx

Steps to Target the TI C6416 DSK – 2

- Select target options (DSP/BIOS, compiler settings, etc)



The image displays two overlapping screenshots of the 'Configuration Parameters: c6416dsksurveil_hsrtdx/Configuration' dialog box. The left screenshot shows the 'Code generation target type' set to 'C6416DSK' and the 'Enable High-Speed RTDX' checkbox checked. A yellow callout box labeled 'High/Speed RTDX' has an arrow pointing to this checkbox. The right screenshot shows the 'Incorporate DSP/BIOS' and 'Inline run-time library functions' checkboxes checked. A yellow callout box labeled 'Incorporate DSP-BIOS' has an arrow pointing to the 'Incorporate DSP/BIOS' checkbox, and another yellow callout box labeled 'Inline Signal Processing Blockset functions' has an arrow pointing to the 'Inline run-time library functions' checkbox. The dialog box also shows various other configuration options like 'CCS handle name', 'CPU clock rate', and 'Real-Time Workshop' settings.

Steps to Target the TI C6416 DSK – 3


- **Build process**
 - **Auto-generate ANSI C and ASM code**
 - **Integration of RTOS and scheduler**
 - **Create full CCS project in IDE Invoke compiler, linker, and download code**
 - **Run target**

Target the TI C6416 DSK – 4

- Automatic profiling of program executing on DSP

System profiling
Includes entire
DSP application
code

Subsystem profiling



Profile Report	
System name	vid_srv_c64
STS objects	stsSys3_Output, stsSys3_Update
Max time spent in this subsystem per interrupt	1.301e+004 μ s
Max percent of interrupt interval	20%
System name	vid_srv_c64/Video Frame Capture Motion Threshold
STS objects	stsSys2_Output, stsSys2_Update
Max time spent in this subsystem per interrupt	2879 μ s
Max percent of interrupt interval	4.3%

```
>> cc=ccsdsp;
>> profile(cc,'report')
```

Design Verification: Real-time Visualization

- Host-side visualization using Link for Code Composer Studio



Log and plot estimates over time (scrolling data)


Input video frames

Captured frames

>> c6416dsksurveil_hsrtdx

Embedding Signal Processing Systems in Altera FPGAs Using the DSP Builder

Altera DSP Builder




DSP Builder **MATLAB® & SIMULINK®**

Creates HDL Code




Creates Simulation Test Bench



HDL Synthesis

Model Technology
A MENTOR GRAPHICS COMPANY



QUARTUS® II

Download Design to Development Board



Verify in Hardware





Creates Process or Plug-In




Custom Co-Processor Development

SOPC Builder


DSP Builder



Stand-Alone Processor




Processor + Co-Processor



Dedicated Hardware Architecture

DSP Builder Library Components

- Arithmetic
- Bus Manipulation
- Complex Signals
- Logical Components
- SOPC Ports
- Storage
- MegaCore® IP
- Rate Change
- State Machine
- Altera Library
- DSP Board



Other MathWorks Products for HDL Code Generation and Verification


Filter Design HDL Coder for Digital Filters

■ Description

- Design IIR fixed-point filter
- Generate synthesizable VHDL or Verilog
- Verify implementation through co-simulation

■ What you will see

- Fixed-point filter design
- Automatic HDL generation with Filter Design HDL Coder
- Verify implementation with Link for ModelSim



Simulink and Model-Based Design Produce Results Across Industries



**Standard for Powertrain Controls
Production Code Development**



JSF Flight Control System




W-CDMA Baseband Processors



Specialty Chipsets for DSP Customers

MATLAB Central

- www.mathlabcentral.com
- Over 1,500 MathWorks- and user-contributed files
- MATLAB files and Simulink models for download



The left screenshot shows the MATLAB Central home page. It features a navigation bar with 'file exchange' and 'newsgroup access'. The 'file exchange' section describes it as a user-contributed code library and lists 'Recently added files...' including 'PREPOSTOUIS', 'dashline', and 'CBNEEDLE'. The 'newsgroup access' section mentions the 'comp.soft-sys.matlab' Usenet newsgroup.

The right screenshot shows a file listing page for 'Wireless Communications'. It includes a search bar and a table of files:

Rating (5-best)	Title	Submitted	Downloads
4 (1 review)	RF Design and Analysis A collection of functions, scripts, & Simulink models useful for designing and analyzing RF systems Jackson Harvey	2001-07-23	4320
5 (3 reviews)	Bluetooth modulation and frequency hopping Bluetooth modulation and frequency hopping Stuart McGarrahy	2001-09-10	4029
4 (1 review)	Bluetooth voice transmission Bluetooth Voice Transmission Stuart McGarrahy	2001-10-09	2433
5 (2 reviews)	HyperLAN2 reference model 15-QAM modulation and demodulation with channel coding Chris Thorne	2001-09-20	2349

Additional features on the right page include 'Spotlight' (Arrows in the File Exchange), 'Top Submissions' (listing 'RF Design and Analysis', 'Bluetooth modulation and frequency hopping', 'Bluetooth voice transmission', and 'HyperLAN2 reference model'), and 'Top Download Lists' (listing 'Most Downloaded', 'Highest Rated', 'Top Authors', and 'Most Recent').

Summary

- **Simulink brings:**
 - **Model-Based Design to large-scale projects**
 - **More comprehensive coverage of embedded system development**
 - **New domains and applications**

- **Visit the web for more**
www.mathworks.com/r14

- **Visit us at the booth to see more product demonstrations**

